A novel 2.45 GHz RF power harvester has been implemented in a 90 nm standard CMOS process. The proposed architecture reduces the threshold voltage (V th ) by employing a pseudo floating-gate (pseudo-FG) new technique and achieves better performance compared with other conventional rectifiers at 90 nm and 2.45 GHz, without additional fabrication cost. The system is initially optimised via a matching-boosting circuit, which has a dominant dual role. Extremely low power (215.43 dBm) RF signals can be rectified and converted to 1.25 V DC.
Introduction: RF-powered devices are often used in applications where battery replacement is impossible so the RF power harvesting is an increasingly important technology. These devices require a power conversion circuit that can extract enough DC power from the incident RF wave. Rectifiers or RF-to-DC converters are used in these transponders where diodes or diode-connected MOS transistors are commonly used as far-field power extractors. Initially full-or half-wave bridge structures were used, but they are both constrained by the inherent diode/transistor forward-bias voltage drop, which affects the overall power efficiency. This negative impact becomes increasingly significant in the design of low-voltage power supplies. There are mainly three dominant topologies and the oldest was introduced by Dickson (as voltage-doubler, VD) [1] . Another common topology is the gate cross-coupled rectifier (GCCR or 'Favrat'), where two gate cross-connected transistors are used as switches so they do not suffer from voltage loss, due to the V th of transistors [2] . It is a modified version of the bridge full-wave rectifier, but lower voltage is required to turn the MOS fully on. The GCCR has a very good VCE and presents immunity to load changes. Finally fully cross-coupled structures (or negative voltage converters, NVCs) are present where all the MOSFETs act as switches [3] . The voltage at the input of the rectifier (Q t V RF ) should be higher than the threshold voltage (V th ) for an effective rectification, where V rf is the received power and Q t is the total (loaded) quality/overvoltage boosting factor of the resonance circuit [2] . Hence, the necessity of low (LVT) or zero threshold (ZVT) transistors, or the use of threshold voltage reduction techniques is inevitable.
In this reported work, we have developed a novel rectifier circuit using a 90 nm CMOS process for 2.45 GHz RFID applications, an area in which only a few publications exist [4, 5] . The proposed RF front-end architecture includes a resonant voltage boosting network, which passively provides an adequate amplitude swing (Q t V RF ) from a weak V RF signal, an N-stages rectifier, and a voltage limiter (regulator) for protection in a near-field situation. Additionally we introduce a novel modification of a basic GCCR cell, in order to reduce the threshold voltage V th of the required MOSFETs, and also to improve the overall conversion efficiency. Our booster-matching circuit plays a key dual role, to realise resonance (boosting) at 2.45 GHz and to inductively compensate (L-match) for the input impedance of the rectifier. The performance is verified by both simulation and measurement results.
V th reduction methods: Owing to the lack of power supply in passive tags the reduction of the 'dead zone' of the rectifier has to be performed using techniques that do not need additional power at the start up-state [3] . In such very low RF power conditions, MOS operation is in the sub-threshold region where the drain I d,sub and the reverse leakage I leak currents are related exponentially with the MOS diode voltage or with the very low RF voltage, unable to overcome V th . An optimum design is achieved when one maximises I d,sub and minimises I leak simultaneously. This is the main reason for the usually bad performance of zero V th (ZVT) MOSFETs, owing to the rapid leakage of the reverse current when the transistor is 100% turned-off. Another trade-off exists between the need of small V th to handle very low voltages and the need of good turn-off of the transistor, which can be improved by large V th . When the transistor exhibits very small threshold voltage its reverse blocking capability vanishes, because MOS is always on and large reverse current occurs. Otherwise the reduction of V th in standard CMOS rectifier designs is crucial.
Typically, the option of multiple threshold voltages is realised by adjusting the thickness of the SiO 2 or the doping profile in the channel, which complicates the process and circuitry, and adds cost. Alternatively, V th can be controlled by the bias voltage at the body (second/back-gate) terminal. A forward (or even zero) bias on the bulk -source junction (V BS ≥ 0) will cause a V th reduction in a reverse body effect, by the reduction of the depletion region [2, 4] . Another technique uses floating gate (FG) transistors, which imitate the operation of depletion mode transistors. Usually, a second control gate is used, which is responsible for the charge transferring control (to set V th ) after or during fabrication and is achieved by hot carrier injection through gate oxide or FN (Fowler-Nordheim) tunnelling [6] . However, FG-MOSFETs are not even a process option because, except cost, in nanometre lengths the gate oxide is very thin (a few Á ) and a measurable gate current exists through SiO 2 . So, gates cannot store charge that is needed in this method. Another drawback of these methods is usually the need of a battery for generation of bias or clocks, which is obviously unfeasible for passive RFIDs. Circuit design and results: We relied on a 4-nMOS approach (transistors MN1, MN2, MN3, MN4), which can be transformed to a rectifier of N-stages, by connecting the V LOW of the first-stage to ground, while the RF signal plays the role of biphasic clocks. Capacitors to the RF + , RF 2 paths must be added, to avoid the flow of reverse currents [2] . Based on this basic GCCR cell, we introduce a modified one, the pseudo-FG, by the addition of two MOS diodes (Ma, Mb) and two capacitors (C 1 , C 2 ) at the drain -gate connection path, as shown in Fig. 1a . The signal V FG that is essential for the reduction of threshold can be formed by one efficient stage of a GCCR basic cell (MN1, MN2, MN3, MN4) using zero V th (ZVT) MOSFETs. Table 1 . Measurements were focused on matching criteria and on the minimum power that is needed to create 1.2 V DC. Another constraint was the impedance matching between antenna, booster and rectifier. It is almost impossible to achieve best matching because a perfect matching circuit loses its boosting ability resulting in a poor Q t , even capable of RF input attenuation [6] . Otherwise, tuning to the resonant frequency is more critical than the matching issue, which never ends in this pure nonlinear system. Because of this trade-off, we have detected a difference between the optimal matching frequency and the maximum V out frequency since the optimum Q t that maximises V out is achieved at a resonance frequency lower than 2.45 GHz. Simulation and measurement results for the output voltage against input power (Fig. 2a) and frequency are in good agreement. The input reflection coefficient in dB is 218.8 dB at 2.55 GHz (at 1 MV, Fig. 2b ). Table 1 presents a performance comparison with previously published harvesters. The proposed architectures are more efficient and robust compared to previously reported work, especially when taking into account the transmitted power P t , the frequency of operation, the antenna gain G s and resistance R s , and the load R L . Given the absence of a widely accepted figure of merit, the comparison with previously published work might be misleading to the reader. Within this context, it is important to note that, to obtain the results reported here, real-valued antenna and load impedances have been assumed (R s ¼ 50 V and R L ¼ 1 MV). Obviously, the PCE is proportional to R s but inversely proportional to R L [2] . The number of stages N (very small in our case) has direct relationship to the die area and this also affects the results. The frequency of operation determines the free-space propagation loss (FSPL) and thus the range, whereas it provokes larger parasitic substrate capacitance losses [1] . Low transmitted power (P t ), which in our case is based on the very strict European (ETSI) regulations, also limits the coverage area. Finally, the proposed converter is fully integrated, so the achieved Q t is very poor (on-chip inductors) in contrast to the large total quality factors in designs with off-chip components.
Conclusions: A novel RF power harvester at 2.45 GHz has been implemented. With the aid of the proposed V th reduction techniques, improved performance is achieved using fabrication procedures in a 90 nm standard CMOS process, without additional cost. The fabricated four-stage pseudo-FG rectifier achieves a VCE of 64.36% and a PCE of 
